

**MICROPROCESSOR WITH PROTECTION CIRCUITS
TO SECURE THE ACCESS TO ITS REGISTERS**

Field of the Invention

The present invention relates to microprocessors, and, more particularly, to a microprocessor provided with protection circuits designed to secure access to the registers of the
5 microprocessor.

Background of the Invention

A register in a microprocessor is generally selected as follows. The control unit of the
10 microprocessor generates the address of the register to be selected and applies it to the address bus of the microprocessor. This address is transmitted to an address decoder which then selects the register relating to the address by activating the selection
15 input of this register. The register can then be read or its contents can be modified. This register is, for example, an address register or an instruction register.

It sometimes happens that the contents of the
20 registers of the microprocessor are accidentally modified when a mistake is made, or when there is a malfunction of the system in the microprocessor, especially during the initialization of the microprocessor.

[illegible]

	0.000	0.005	0.010	0.015	0.020	0.025	0.030	0.035	0.040	0.045	0.050	0.055	0.060	0.065	0.070	0.075	0.080	0.085	0.090	0.095	1.00	1.01	1.02	1.03	1.04	1.05	1.06	1.07	1.08	1.09	1.10	1.11	1.12	1.13	1.14	1.15	1.16	1.17	1.18	1.19	1.20	1.21	1.22	1.23	1.24	1.25	1.26	1.27	1.28	1.29	1.30	1.31	1.32	1.33	1.34	1.35	1.36	1.37	1.38	1.39	1.40	1.41	1.42	1.43	1.44	1.45	1.46	1.47	1.48	1.49	1.50	1.51	1.52	1.53	1.54	1.55	1.56	1.57	1.58	1.59	1.60	1.61	1.62	1.63	1.64	1.65	1.66	1.67	1.68	1.69	1.70	1.71	1.72	1.73	1.74	1.75	1.76	1.77	1.78	1.79	1.80	1.81	1.82	1.83	1.84	1.85	1.86	1.87	1.88	1.89	1.90	1.91	1.92	1.93	1.94	1.95	1.96	1.97	1.98	1.99	2.00	2.01	2.02	2.03	2.04	2.05	2.06	2.07	2.08	2.09	2.10	2.11	2.12	2.13	2.14	2.15	2.16	2.17	2.18	2.19	2.20	2.21	2.22	2.23	2.24	2.25	2.26	2.27	2.28	2.29	2.30	2.31	2.32	2.33	2.34	2.35	2.36	2.37	2.38	2.39	2.40	2.41	2.42	2.43	2.44	2.45	2.46	2.47	2.48	2.49	2.50	2.51	2.52	2.53	2.54	2.55	2.56	2.57	2.58	2.59	2.60	2.61	2.62	2.63	2.64	2.65	2.66	2.67	2.68	2.69	2.70	2.71	2.72	2.73	2.74	2.75	2.76	2.77	2.78	2.79	2.80	2.81	2.82	2.83	2.84	2.85	2.86	2.87	2.88	2.89	2.90	2.91	2.92	2.93	2.94	2.95	2.96	2.97	2.98	2.99	3.00	3.01	3.02	3.03	3.04	3.05	3.06	3.07	3.08	3.09	3.10	3.11	3.12	3.13	3.14	3.15	3.16	3.17	3.18	3.19	3.20	3.21	3.22	3.23	3.24	3.25	3.26	3.27	3.28	3.29	3.30	3.31	3.32	3.33	3.34	3.35	3.36	3.37	3.38	3.39	3.40	3.41	3.42	3.43	3.44	3.45	3.46	3.47	3.48	3.49	3.50	3.51	3.52	3.53	3.54	3.55	3.56	3.57	3.58	3.59	3.60	3.61	3.62	3.63	3.64	3.65	3.66	3.67	3.68	3.69	3.70	3.71	3.72	3.73	3.74	3.75	3.76	3.77	3.78	3.79	3.80	3.81	3.82	3.83	3.84	3.85	3.86	3.87	3.88	3.89	3.90	3.91	3.92	3.93	3.94	3.95	3.96	3.97	3.98	3.99	4.00	4.01	4.02	4.03	4.04	4.05	4.06	4.07	4.08	4.09	4.10	4.11	4.12	4.13	4.14	4.15	4.16	4.17	4.18	4.19	4.20	4.21	4.22	4.23	4.24	4.25	4.26	4.27	4.28	4.29	4.30	4.31	4.32	4.33	4.34	4.35	4.36	4.37	4.38	4.39	4.40	4.41	4.42	4.43	4.44	4.45	4.46	4.47	4.48	4.49	4.50	4.51	4.52	4.53	4.54	4.55	4.56	4.57	4.58	4.59	4.60	4.61	4.62	4.63	4.64	4.65	4.66	4.67	4.68	4.69	4.70	4.71	4.72	4.73	4.74	4.75	4.76	4.77	4.78	4.79	4.80	4.81	4.82	4.83	4.84	4.85	4.86	4.87	4.88	4.89	4.90	4.91	4.92	4.93	4.94	4.95	4.96	4.97	4.98	4.99	5.00	5.01	5.02	5.03	5.04	5.05	5.06	5.07	5.08	5.09	5.10	5.11	5.12	5.13	5.14	5.15	5.16	5.17	5.18	5.19	5.20	5.21	5.22	5.23	5.24	5.25	5.26	5.27	5.28	5.29	5.30
--	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

[illegible][illegible][illegible][illegible]

protection circuit gets released for the subsequent operations of selection of the register up to the next resetting of the microprocessor if the N data elements correspond to the N passwords.

5 In one embodiment, only one password (N=1) is planned per register. The protection circuit then comprises a comparator circuit for the comparison, during the first operation of selection of the associated register, of the data element present in the
10 data bus with the password proper to the register and for the delivery of an output signal representing the result of the comparison. First means hold the output signal in the protection circuit until the following resetting of the microprocessor. Second means permit
15 the selection of the register for the subsequent selection operations of the register if the output signal indicates that the data present in the data bus of the microprocessor during the first operation of selection of the register corresponds to the password
20 associated with the register.

Brief Description of the Drawings

Other features and advantages of the invention shall appear from the following detailed
25 description made with reference to the appended drawings, of which:

FIG. 1 shows a first embodiment of a protection circuit according to the present invention to secure read access and write access to a register;

30 FIG. 2 shows a second embodiment of a protection circuit according to the present invention to secure write access to a register;

FIG. 3 shows a variation of the present invention by combining two protection circuits jointly
35 securing access to two registers; and

FIG. 4 shows a third embodiment of a protection circuit according to the present invention to secure read and write access to a register.

5 Detailed Description of the Preferred Embodiments

 The registers referred to hereinafter in the description comprise a selection input, a read/write input to which a read/write signal R/W- is applied and a data input/output connected to the data bus of the
10 microprocessor. To implement the invention, a microprocessor, a portion of which is shown in FIG. 1, is provided with a protection circuit 1 to secure access to a register 3.

 This protection circuit is interposed between
15 the output of an address decoder 2 responsible for selecting the register 3 and the selection input of the register 3. The output of the decoder delivers a selection signal CS. According to the invention, one protection circuit per register is provided.

20 According to the invention, the protection circuit 1 is designed to automatically block the transmission of the selection signal CS after each resetting of the microprocessor. The protection circuit 1 is then released by the sending of a password
25 proper to the register 3 on the data bus of the microprocessor during the first operation to select the register 3. The sending of a password on the data bus and the operation of selecting the register 3 are implemented, for example, during a cycle for writing
30 the password in the register 3.

 The first selection operation is used to release the protection circuit 1. The selection of the register 3 is effective only for the subsequent operations of selection of the register, up to the
35 following resetting of the microprocessor. In the embodiment shown in FIG. 1, the protection circuit 1 blocks the selection of the register 3 during the

operations of read and write access to the register 3 after each resetting. According to one embodiment shown in FIG. 2, the protection circuit blocks the selection of the register 3 only during operations of write access to the register 3.

Referring to FIG. 1, the protection circuit essentially has a comparator circuit CP1 for the comparison, during the first operation for the selection of the register 3, of the data present on the data bus of the microprocessor with the password proper to the register 3. The comparator circuit CP1 delivers an output signal representing the result of the signal. The protection circuit also holds the output signal in the protection circuit up to the following resetting of the microprocessor. Finally, the protection circuit permits selection of the register for the subsequent operations for selecting the register if the output signal indicates that the data element present on the data bus of the register during the first operation for the selection of the register corresponds to the password associated with the register 3.

The comparator circuit CP1 has a selection input E1 connected to the output of the address decoder. This selection input E1 is responsible for selecting the register 3. The comparator CP1 comprises a data input E2 to receive the data present on the data bus and an output S delivering a value representing the result of the comparison between the data element on the data bus and the password associated with the register 3.

At its output S, it delivers a logic 1 if the two data elements are equal. Otherwise, it delivers a logic 0. The structure of a circuit of this kind is well known to those skilled in the art. The password associated with the register 3 may be either stored permanently in the comparator circuit CP1 or given by an external peripheral device (not shown).

The result of a logic 1 or 0 of this comparison is held in the protection circuit 1 up to the following resetting of the microprocessor by two D type flip-flop circuits, B1 and B2, each having a clock
5 input CK, a signal input D, a resetting input RST and a signal output Q.

The clock input CK and the signal input D of the flip-flop circuit B1 respectively receive the selection signal CS and a logic 1. The signal input D
10 is, for example, connected to a power supply source of the microprocessor. The signal output Q of this flip-flop circuit is connected to the clock input CK of the flip-flop circuit B2. The signal input D of the flip-flop circuit B2 is connected to the output S of the
15 comparator circuit CP1. A resetting signal RESET is applied to the inputs RST of the flip-flop circuits B1 and B2 at each resetting of the microprocessor.

During the first operation for the selection of the register 3, the selection of the register 3 is
20 effective only to prevent the password present on the data bus during this operation from being written in the register 3. Hence, in order that the selection of the register 3 may be permitted only from the second selection operation of the register 3 onwards, the Q
25 output of the flip-flop circuit B2 is connected through a delay circuit RT1 to a first input of a two-input AND logic gate P1. The second input of the gate P1 is connected to the output of the address decoder 2, which is responsible for selecting the register 3. The
30 output of the gate P1 is connected to the selection input of the register 3. The delay circuit RT1 is preferably a shift register synchronized with the selection signal CS.

The protection circuit works as follows. At
35 each resetting of the microprocessor, the flip-flop circuits B1 and B2 are reset. During the first operation for the selection of the register 3, the

If the delay circuit RT1 is a shift register synchronized with the signal CS, the result of the comparison is applied to the first input of the gate P1 only starting with the second operation for the selection of the register 3. The password associated with the register 3 is preferably a data element not usually planned in the program of the microprocessor. This prevents the protection circuit from being accidentally released.

Referring to FIG. 2, the protection circuit 1 is complemented by a second two-input AND logic gate P2 and one two-input OR logic gate. The gate P2 has a first input connected to the output of the decoder 2 responsible for selecting the register 3 and a second input to which the read/write signal R/W- is applied. The outputs of the gates P1 and P2 are each connected to an input of the OR gate, and the output of the OR gate is connected to the selection input of the

register 3. Thus, the register 3 can be read at any time even if the protection circuit 1 is off.

In the case of an 8-bit microprocessor, there is a probability of $1/256$ ($256 = 2^8$) that the data present on the data bus during the first register 3 selection operation caused by a malfunctioning of the system will be the password associated with the register 3. To reduce this probability, it is proposed, as a variation, to combine the protection circuits of several registers with each other. This embodiment is shown in FIG. 3.

In the example of FIG. 3, the protection circuits of two registers are combined to secure their access. In this example, the address decoder is responsible for selecting registers of the microprocessor, especially two registers 3 and 4. The elements B1, B2, CP1 and RT1 of the protection circuit 1 of FIG. 1 are combined in a block 5. A two-input AND logic gate P3 is interposed between the output of the block 5 and the first input of the gate P1. The output of the block 5 corresponds to the output of the delay circuit RT1. The output of the decoder 2 responsible for selecting the register 3 is connected to the input of the block 5 and to the second input of the gate P1.

A block 6, identical to the block 5, and an AND logic gate P4 form the protection circuit of the register 4 as described in FIG. 1. The comparator circuit of the block 6 is responsible for comparing the data element present on the data bus with a password associated with the register 4, distinct from the one associated with the register 3. The output of the block 6 is connected to a second input of the gate P3. The output of the decoder 2 responsible for selecting the register 4 is connected to the input of the block 6 and to the second input of the gate P4.

To obtain access to the registers 3 and 4, the operation for the releasing of the protection

circuit of FIG. 3 includes obtaining a write access to each register by applying the corresponding password to the data bus. These two write access operations must be performed during the first selection of the register 3 and during the first selection of the register 4. The register 3 can be selected before or after the register 4.

To further reduce this probability, a third embodiment of the protection circuit 1 is illustrated in FIG. 4. Access to the register 3 is secured by two passwords. These two passwords have to be placed on the data bus in a given order. For implementation of this protection circuit, the protection circuit of FIG. 1 is supplemented by two additional cascade-connected D type flip-flop circuits, B3 and B4, a second comparator circuit CP2 and a second delay circuit RT2. The clock input CK of the flip-flop circuit B3 is connected to the Q output of the flip-flop circuit B2 by a second delay circuit RT2. A logic 1 is applied to the D input of the flip-flop circuit B2, and its Q output is connected to the clock input CK of the flip-flop circuit B4.

The data input E2 of the comparator circuit CP2 is connected to the data bus, and its selection input E1 is connected to the output of the address decoder responsible for selecting the register 3. The S output of the comparator CP2 is connected to the D input of the flip-flop circuit B4, and the Q output of the flip-flop circuit B4 is connected to the delay circuit RT1. The two delay circuits are synchronized on the selection signal CS. The comparators CP1 and CP2 have the task, respectively, during the first and second operations for selecting the register 3, of comparing the data element present on the data bus with the first password and second password of the register 3.

To release this protection circuit, it is necessary not only to give the two passwords associated with the register 3 on the data bus, but to give them in the right order. The security of the access to the
5 registers of the microprocessor is thereby improved. It is possible to further improve the security of the system by increasing the number of passwords associated with each register.

002070-040700